Regviz

Silicon Labs /EFR32ZG23B020F512IM48 /AGC_S /GAINSTEPLIM0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as GAINSTEPLIM0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Silicon Labs/EFR32MG24A010F1536GM40/AGC_S/GAINSTEPLIM0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0CFLOOPSTEPMAX 0CFLOOPDEL0HYST0MAXPWRVAR0 (TRANRSTAGC)TRANRSTAGC

Description

No Description

Fields

CFLOOPSTEPMAX

Maximum step in slow loop
CFLOOPDEL

Channel Filter Loop Delay
HYST

Hysteresis
MAXPWRVAR

Maximum Power Variation
TRANRSTAGC

power transient detector Reset AGC

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data